IBM System/23 Datamaster: Difference between revisions
Content deleted Content added
Added I/O ports at the page registers, added explanation regarding placement of the ROMs of each page. |
Changed status of machine in collection |
||
| (53 intermediate revisions by the same user not shown) | |||
Line 1:
The IBM System/23 Datamaster is the first IBM computer to be based upon an Intel CPU and the only known IBM computer to feature an 8-bit microprocessor. Along with the [[Displaywriter]], is one of the few EBCDIC
{| style="float:right;margin:10px;border:1px solid black"
Line 11:
|-
| CPU || Intel 8085@6.14MHz
(effective 3.07MHz)
|-
| DMA || Intel 8257
Line 16 ⟶ 17:
| CRTC || Intel 8275
|-
| Display ||
|-
| FDC || NEC 765
Line 22 ⟶ 23:
| RAM || 32KB/64KB/96KB/128KB
|-
| ROM || 112KB/128KB-272KB
|}
Line 37 ⟶ 38:
=== Creation of the IBM PC ===
It is often said that the IBM had a rushed development of the PC with a single year in development. Whereas the statement is partially true, it is also forgotten how close both systems are and how the same engineers that worked in the Datamaster later worked in the PC, bringing the required expertise. Also, the chosen CPU was the [[Intel 8088]] due of its similarity hardware-wise with the [[Intel 8085]] and this way most of the peripherals were maintained in the transition from the Datamaster. The character set and its format were also brought from the System/23 to the [[5150]]. Also, the expansion bus is nearly untouched in that evolution. Finally, from pictures of early prototypes it can be seen that the power connectors were the same as the one in the Datamaster. As a conclusion, it might be stated that the early life of the IBM PC started as modifications on the Datamaster.
== Models and submodels ==
The IBM System/23 was offered in two models, the all-in-one 5322 and the tower-based 5324. Internally both computers share the same motherboard and therefore operation and peripherals are compatible. The Datamaster computers has a series of submodels according to the presence of the word-processing card, the amount of memory and the number and type of floppy drives.
{| class="wikitable"
|+ Submodels of the System/23 Datamaster
|-
! Submodel !! Word-processing Card !! Memory amount !! Floppy Drive Amount !! Floppy Drive Type
|-
| 110 || No || 32KB || 0 || N/A
|-
| 111 || No || 32KB || 1 || 31SD
|-
| 112 || No || 32KB || 2 || 31SD
|-
| 113 || No || 32KB || 1 || 51TD
|-
| 114 || No || 32KB || 2 || 51TD
|-
| 120 || No || 64KB || 0 || N/A
|-
| 121 || No || 64KB || 1 || 31SD
|-
| 122 || No || 64KB || 2 || 31SD
|-
| 123 || No || 64KB || 1 || 51TD
|-
| 124 || No || 64KB || 2 || 51TD
|-
| 130 || No || 96KB || 0 || N/A
|-
| 131 || No || 96KB || 1 || 31SD
|-
| 132 || No || 96KB || 2 || 31SD
|-
| 133 || No || 96KB || 1 || 51TD
|-
| 134 || No || 96KB || 2 || 51TD
|-
| 140 || No || 128KB || 0 || N/A
|-
| 141 || No || 128KB || 1 || 31SD
|-
| 142 || No || 128KB || 2 || 31SD
|-
| 143 || No || 128KB || 1 || 51TD
|-
| 144 || No || 128KB || 2 || 51TD
|-
| 420 || Yes || 64KB || 0 || N/A
|-
| 421 || Yes || 64KB || 1 || 31SD
|-
| 422 || Yes || 64KB || 2 || 31SD
|-
| 423 || Yes || 64KB || 1 || 51TD
|-
| 424 || Yes || 64KB || 2 || 51TD
|-
| 430 || Yes || 96KB || 0 || N/A
|-
| 431 || Yes || 96KB || 1 || 31SD
|-
| 432 || Yes || 96KB || 2 || 31SD
|-
| 433 || Yes || 96KB || 1 || 51TD
|-
| 434 || Yes || 96KB || 2 || 51TD
|-
| 440 || Yes || 128KB || 0 || N/A
|-
| 441 || Yes || 128KB || 1 || 31SD
|-
| 442 || Yes || 128KB || 2 || 31SD
|-
| 443 || Yes || 128KB || 1 || 51TD
|-
| 444 || Yes || 128KB || 2 || 51TD
|}
The absence of a submodel comprising a word-processing card and an amount of RAM of 32KB is due that IBM set the specifications for the word processing units with a minimum of 64KB.
The submodel must be determined not by the number written at the rear plate but by observing the features of the machine, as some plates don't have the submodel written or have dummy values.
By late 1982, most submodels with 32KB and 31SD floppy drives had been withdrawn from the market.<ref>https://archive.org/details/bitsavers_ibmserviceceForConsultants198210_13344165/page/n69/mode/2up</ref>
== Hardware Description ==
Line 45 ⟶ 129:
[[File:IBM 8085 CPU being tested in the Alphatronic P2.jpg|thumb|left|alt=IBM 8085 CPU being tested in the Alphatronic P2|IBM 8085 CPU being tested in the Alphatronic P2]]
The computer has no specific reset circuit like other computers but it is just triggered by the "Power_Good" signal from the power supply unit.
Regarding the system clock, it is derivated from a 18.432MHz square wave oscillator which is then divided by three to feed the microprocessor with a 6.14MHz signal.
It has been found by continuity tests that the SID signal from the CPU is tied to the 5V supply rail. The microprocessor checks its value during test 1 at power-up.
=== ROM Operating System ===
Line 86 ⟶ 172:
|}
[[File:ROS Memories.jpg|thumb|left|alt=Some of the sixteen ROS memories|Some of the sixteen ROS memories]]
The ROM Operating System or simply ROS is the firmware of the System/23. It consists in a set of fourteen to sixteen ROMs of 8KB each, for a total of 112KB/128KB, although the service manual states 112KB which means they did not
ROMs paged 0-7 are present in the board while ROMs paged 8-15 are expected to be provided by expansion cards on their corresponding slots. Therefore, the maximum theoretical ROM capacity for the Datamaster consists of 272KB if the 0Eh-0Fh gap and pages 8-15 are used.
Line 118 ⟶ 204:
|}
Memory is subject to many diagnostics tests, some of which are considered critical and could prevent the system from successfully IPL, giving the impression of a completely dead computer whereas only the memory could be failing. It has also been tested that the computer won't boot if no memory board is present at the "
A common cause of failure for this board and subsequently the whole computer is by having faulty capacitors in shortcircuit in the RAM power supply lines<ref name=":0" />. By simply removing them the issue is solved. In case of 4132 failure, each 4132 upper and lower packages must be separated in order to run the tests.
=== Video Subsystem ===
[[File:Datamaster_Video_Connector.png|260px|thumb|left|alt=Datamaster video connector|Datamaster video connector]]
The video subsystem is almost copied verbatim from the Intel 8275 Datasheet. It consists in a 8275 variant plus a 8257 DMA device. The 4178629 made by Intel is the CRTC chip and it behaves exactly the same way as stock 8275s. Compatibility with stock 8275 has been tested with good results, as well as the Soviet KR580VG75, which is also compatible. The Intel 8276 is not compatible without a ROM hack that modifies test 05h in order to deactivate the light pen test.
The video connector present in the motherboard presents at least two supply voltages (+5V and +12V). The other video signals are strictly TTL compatible. Synchronism signals are separate, vertical sync is negative and horizontal sync is positive. The display has three degrees of monochrome tones: full off, normal and highlighted (full on). This is achieved with an intensity signal being carried separately from the video signal.
The Datamaster has two pixel clocks: 18.432 MHz for the American units and 18.2 MHz for the European machines. Its timings makes them incompatible with the later and more common MDA. While European units have both oscillators and the selection jumper, the Americans only have an oscillator and lack the jumper, although its space on board is present.
There have been unofficial attempts to obtain the picture without having to recur to the original monitors. For instance, a composite video addon was first created, followed by a much simpler and overall better RGB-Scart adapter. Finally, the computer has been given support by the RGBtoHDMI project, therefore enabling Datamasters with broken or no monitor at all to be able to output image.
=== Diagnostics port ===
Line 131 ⟶ 227:
=== Keyboard ===
The computer presents itself with a pre-Model F keyboard with 83 keys. Internally, it used the very same components than the keyboard of the IBM PC would later. The only difference between them is that the PC uses a serial interface to communicate the peripheral with the computer and the Datamaster has a parallel interface. This change also implies that the code in the 8048
=== Expansion ports ===
The Datamaster has
[[File:IBM System 23 expansion port comparison with ISA-8.png|frame|center|alt=IBM Datamaster and PC I/O bus comparison|IBM Datamaster and PC I/O bus comparison]]
Line 150 ⟶ 246:
Pagination is achieved thanks to four registers mapped 20h-23h at the I/O space. From those, one determines the ROS page being read, another is used by the DMA mechanism and the other two are used by the CPU access to RAM (for reading and writing, respectively). The widths of each register is four bits, therefore allowing the maximum of sixteen pages. From those, the first eight are expected to be in the board while the remaining are expected to be provided by each expansion card added.
Video memory
=== I/O Ports ===
The Datamaster has a rich set of Intel peripherals which consist of a 8251 USART, 8253 PIT, three 8255 PPI, 8257 DMA, 8259 PIC and
{| class="wikitable"
|+ I/O Ports decoded in the motherboard
! Ports !! Device !! Function
|-
| 00h-0Fh || 8257 || DMA
|-
| 20h || 74LS670 || DMA Page Register
|-
| 21h || 74LS670 || RAM Write Register
|-
| 22h || 74LS670 || RAM Read Register
|-
| 23h || 74LS670 || CPU ROS Page Register
|-
| 24h-27h || 8253 || PIT
|-
| 28h-2Bh || 8259 || PIC
|-
| 2Ch || 8255#1 || Language/Region switches
|-
| 2Dh || 8255#1 || CE/ROM Update switches, RAM configuration
|-
| 2Eh || 8255#1 || Unknown; related to memory test 04
|-
| 2Fh || 8255#1 || 8255#1 control port
|-
| 40h || 8255#2 || Keyboard scan codes
|-
| 41h || 8255#2 || Service port
|-
| 42h || 8255#2 || Keyboard control signals
|-
| 43h || 8255#2 || 8255#2 control port
|-
| 44h-47h || 8275 || CRTC
|-
| 48h-4Bh || 8251 || USART
|-
| 4Ch || 8255#3 || Data bus test register / Character ROM pagination
|-
| 4Dh-4Eh || 8255#3 || C option switches
|-
| 4Fh || 8255#3 || 8255#3 control port
|}
{| class="wikitable"
|+ I/O Ports decoded in the floppy controller card
! Ports !! Device !! Function
|-
| F4h-F7h || NEC 765 || Floppy drive controller
|-
| F8h-FBh || 8255 PPI || Unknown purpose
|}
=== Interrupts ===
Interrupts in the Datamaster are mostly handled by the 8259 PIC. However, the extra interrupts added by the 8085 are handled directly by the CPU.
{| class="wikitable"
! Interrupt !! Function
|-
| TRAP || 8085 SOD (enable), memory parity error
|-
|
|-
|
|-
| RST5.5 || 8275 IRQ (if J1 is bridged)
|-
|
|-
|
|-
| IRQ1 || USART
|-
| IRQ2 || USART
|}
=== Timers ===
Having a 8253 PIT the computer has access to three independent programmable timers.
{| class="wikitable"
! Timer !! Function
|-
| Timer 0 || Baud rate generator for 8251 USART
|-
| Timer 1 || Beeper
|-
| Timer 2 || 8085 interrupt RST7.5
|}
=== Diagnostics ===
The System/23 Datamaster implements a set of self-test routines identified as "PID-1200". With them it tests the CPU, the memory and the different peripherals of the computer. Usually the results of the tests are written to the screen at start-up but if an error occurs before the initialization of the screen a probe is needed. Faulty CPU, ROM or 8255 (units 2 and 3) will prevent any diagnostics to be displayed, even with a probe. The tests are identified by an hexadecimal value and can be presented unstyled, underlined or inverted. In the case of being underlined it means that the feature tested wasn't found by the system, whereas if it is inverted it has been detected but was tested and found faulty. If the text is left unstyled, it means the test passed. The test routines and their tested areas are the following<ref>6841631 System/23 Diagnostic User Guide, page 87</ref>:
{| class="wikitable"
! Test !! Description !! Notes
|-
| 00/FF (uninitialized) || Data bus test (undocumented) || writes and reads to port 0x4C (8255#3, port A).
|-
| 01 || CPU || 8085 self-test.
|-
| 02 || First unpaged ROS ROM || ROM at 0000h.
|-
| 03 || Reserved || Unused. Tests pass directly from 02 to 04.
|-
| 04 || RAM || Test for the first unpaged 16KB. Lecture of register 0x2e.
|-
| 05 || CRTC, DMA || Interrupt test; initialization of 8275, 8257; light pen test.
|-
|
|-
| 07 || CRT Tube || Tube initialization
|-
| 08 || Page registers ||
|-
| 09 || Unpaged ROS ROM ||
|-
| 10-19 || Paged ROS ROMs in the motherboard || ROMs at 0x4000 and 0x6000
|-
| 1A-29 || ROS Extensions ||
|-
| 2A-30 || RAM || Test for the
|-
| 31 || Paging Register || For CPU access RAM only
Line 232 ⟶ 401:
|}
Note that in case a ROM is unselected or unpowered it will mark its test as "missing". ROMs 0E and 0F aren't present on the board and therefore its tests will always result with a "missing" status.<ref name=":0" /> In the case of early boards with 14 ROMs, 10 and 11 are also marked as missing.
== Gallery ==
Line 245 ⟶ 414:
! Inventory ID !! Model !! Submodel !! Comments
|-
| 22 || 5322 || 124 ||
|-
|
|5322
|124
|American, boards only, fitted with 32KB RAM, no keyboard
|-
|
|5324
|124
|French, in restoration, with American keyboard, no monitor
|}
== See also ==
[[IBM System/23 Datamaster Resources]]
[[Q&A with Dr. Dave Bradley]]
== References ==
<references />
| |||